



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/707,074	11/19/2003	Peter Dean Swartz	GENSP052	1073

22434 7590 10/04/2005

BEYER WEAVER & THOMAS LLP  
P.O. BOX 70250  
OAKLAND, CA 94612-0250

EXAMINER

RICHER, AARON M

ART UNIT PAPER NUMBER

2676

DATE MAILED: 10/04/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/707,074	SWARTZ ET AL.	
	<b>Examiner</b>	<b>Art Unit</b>	
	Aaron M. Richer	2676	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 12 July 2005.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-33 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-33 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 19 November 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)                        | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)               | Paper No(s)/Mail Date. _____  |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date _____  | 6) <input type="checkbox"/> Other: _____                                    |

## **DETAILED ACTION**

### ***Response to Arguments***

1. Applicant's arguments with respect to claims 1-33 have been considered but are moot in view of the new ground(s) of rejection.

### ***Claim Objections***

2. Claim 1 is objected to because of the following informalities:

Line 11 of claim 1 recites "each coupled an associated one of the ports". This is grammatically incorrect. It is suggested that this language be modified to read "each coupled to an associated one of the ports". Appropriate correction is required.

### ***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1-6, 8, 9, 12-17, 19, 20, 23-28, 30, and 31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gryskiewicz (U.S. Patent 6,392,712) in view of McKenna (U.S. Patent 6,915,528).

5. As to claims 1, 8, 12, 19, 23, and 30, Gryskiewicz discloses a configurable real time video processor arranged to provide a single synchronized video stream having a single display video format to a display unit having an associated set of display attributes from a number of video streams of different video formats, comprising:

a number of ports each of which is configured to receive one of the video streams (fig. 1, elements 120, 130);

a number of adaptive image converter units each coupled an associated one of the ports for converting the corresponding video stream to a converted video stream having the single display video format (fig. 1; converter units from interlaced and progressive formats are combined to make single output stream of interlaced format);

Gryskiewicz further discloses a set-top box (col. 9, lines 36-45), which is often used for bi-directional communication to a network. Gryskiewicz does not disclose this specific use for a set-top box, however. McKenna, on the other hand, does disclose a user interface port arranged to receive user input commands and a network interface arranged bi-directionally connected to a network arranged to transceive packet based data to and from the network (col. 7, lines 35-63). The motivation for this is to allow communications back to a broadcast center (col. 7, lines 44-53). It would have been obvious to one skilled in the art to modify Gryskiewicz to receive user input commands and connect to a network in order to communicate with a program source as taught by McKenna.

6. As to claims 2, 13, and 24, Gryskiewicz discloses a format converter unit coupled to one of the ports arranged to convert a corresponding video stream to a progressive video stream, if needed (fig. 1; between elements 120 and 122, interlaced video is converted to progressive).

7. As to claims 3, 14, and 25, Gryskiewicz discloses a processor comprising:

an image compositor unit arranged to combine the converted data streams to form a composited data stream (fig. 1, element 156);

an image enhancer unit arranged to enhance the composited data stream to form an enhanced data stream (col. 8, lines 19-27; a "flicker" filter is used to enhance one of the streams, which in turn enhances the composited stream);

a display unit interface arranged process the enhanced data stream to form the display data (fig. 1, elements 158, 160);

and a memory unit bi-directionally coupled to each of the image converter units and the image compositor arranged to store selected portions of selected ones of the data streams from the image converter units and to provide the selected portions to the image compositor as needed (fig. 4, FIFO buffers are supplied as memory to store frames until the mixer is ready for them).

8. As to claims 4, 15, and 26, Gryskiewicz discloses a processor wherein the converter unit further comprises: a frame rate conversion unit arranged to synchronize each converted data stream to a display frame rate (col. 5, lines 63-67; col. 6, lines 1-42).

9. As to claims 5, 16, and 27, Gryskiewicz discloses a processor wherein the display frame rate is locked to a selected frame rate (col. 5, lines 63-67; col. 6, lines 1-42, in this case the frame rate is 30 Hz or 60 fields/second).

10. As to claims 6, 17, and 28, Gryskiewicz discloses a processor wherein the locked frame rate corresponds to one of the incoming data streams (col. 1, lines 6-26; col. 2, lines 54-65; NTSC video, which is also 60 fields/second, is used as an input).

Art Unit: 2676

11. As to claims 9, 20, and 31, neither Gryskiewicz nor McKenna discloses a processor as an integrated circuit. Official notice has been taken of the fact that graphics processors on integrated circuits are well-known in the art (see MPEP 2144.03). It would have been obvious to one skilled in the art to modify Gryskiewicz in view of McKenna to use an integrated circuit in order to make the graphics processor smaller and reduce production costs.
12. Claims 7, 18, and 29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gryskiewicz and McKenna and further in view of Naegle (U.S. Publication 2004/0012577).
13. As to claims 7, 18, and 29, neither Gryskiewicz nor McKenna expressly discloses a processor wherein the display frame rate is a free running frame rate. Naegle, however, does disclose a video processor with a free running frame rate. The motivation for this is to provide a larger set of pixel clock frequencies for various formats (p. 1, paragraph 0014). It would have been obvious to one skilled in the art to modify Gryskiewicz in view of McKenna to use a free running frame rate in order to support more diverse formats as taught by Naegle.
14. Claims 10, 11, 21, 22, 32, and 33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gryskiewicz in view of McKenna and further in view of Leyvi (U.S. Publication 2003/0067552).
15. As to claims 10, 21, and 32, neither Gryskiewicz nor McKenna discloses a processor wherein the display attributes are Extended Display Identification Data (EDID). Leyvi, however, discloses a conversion process in which EDID is used. The

Art Unit: 2676

motivation for this is to easily determine whether a format is compatible with a display (p. 3, paragraph 0025). It would have been obvious to one skilled in the art to modify Gryskiewicz in view of McKenna to use EDID in order to determine format compatibility as taught by Leyvi.

16. As to claims 11, 22, and 33, Gryskiewicz discloses a processor that comprises: an interlacer unit arranged to interlace a progressive scan image when the display unit is an interlaced type display unit (fig. 1, element 150). Although Gryskiewicz mentions displaying on a progressive display (col. 1, lines 39-52), the described embodiments of Gryskiewicz deal only with an interlaced display. Therefore, Gryskiewicz does not disclose a progressive scan bypass unit arranged to bypass the interlacer when the display unit is a progressive scan type display unit. McKenna also fails to disclose this limitation.

Leyvi, however, discloses a method in which EDID is read to determine whether to bypass a scan converter when a format matches a display (p. 3, paragraph 0025). Leyvi, further discloses that progressive formats are used (p. 1, paragraph 0005). It is logical to then assume that if a signal in progressive format compatible with a display is passed to the invention of Leyvi, conversion will be bypassed. The motivation for this is the same as for any removal of any unnecessary graphics component: to save processing time and power. It would have been obvious to one skilled in the art to modify Gryskiewicz in view of McKenna to bypass an unnecessary converter in order to save processing time and power as taught by Leyvi.

### ***Conclusion***

Art Unit: 2676

17. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Aaron M. Richer whose telephone number is (571) 272-7790. The examiner can normally be reached on weekdays from 8:30AM-5:00PM.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Bella can be reached on (571) 272-7778. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.



Art Unit: 2676

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

AMR  
9/26/05



MATTHEW C. BELLA  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2600